DesignWare IP Videos
|Featured NVM Video: Introducing DesignWare® Medium Density NVM IP|
Learn about Synopsys’ new DesignWare Medium Density Non-Volatile Memory (NVM) IP, an alternative to embedded flash memory without additional masks or processing steps for Analog ICs, reducing die cost by up to 25%.
Angela Raucher, NMV Product Line Manager, Synopsys and Soheil Modirzadeh, Marketing Programs Manager, Synopsys
View more NVM videos
|Featured USB Video: Synopsys & DisplayLink: USB 3.0 Digital Office Products at IDF 2014|
See how DisplayLink uses DesignWare USB 3.0 IP and HAPS FPGA-based prototyping systems to develop and deploy digital office chipsets for docking stations, workstations, wireless monitors and 60 GHz wireless connectivity to dual 4K monitors as well as a 1080p display connected and powered through a USB cable.
Andy Davis, Director, Marketing, DisplayLink and Eric Huang, Sr. Product Marketing Manager, Synopsys
View more USB Videos
|Featured PCIe Video: Synopsys PCI Express 4.0 IP & 16 Gbps PHY at IDF 2014|
See Synopsys’ PCI Express 4.0 IP solutions, including demos of the DesignWare PCIe 4.0 Controller IP and 16 Gbps PHY demo.
Scott Knowlton, Product Marketing Manager, PCI Express Controller IP, Synopsys
View more PCIe Videos
|Featured IP Subsystems Video: 9D Sensor Fusion Demonstration Featuring DesignWare Sensor IP Subsystem|
See Synopsys’ 9D sensor fusion demo that calculates motion orientation using three independent 3-axis sensors. The 9D sensor fusion hardware and software demo platform is based on Synopsys' DesignWare ARC EM Starter Kit and consists of the ARC EM processor, filtering and math accelerators, and interfaces such as UART, SPI, I2C and GPIO.
Rich Collins, Product Marketing Manager, Synopsys
View more IP Subsystems Videos
|Faster SW development, IP prototyping & integration with DesignWare IP Prototyping Kits for USB 3.0|
See how the DesignWare IP Prototyping Kits for USB 3.0 provide immediate productivity for hardware engineers and software developers. The IP Prototyping Kits, a part of the IP Accelerated initiative, comes with everything you need for earlier software development, easier IP integration and faster IP prototyping. These kits work out of the box, in a matter of a few minutes.
Kripa Venkatachalam, Field Application Engineer, Synopsys
View more IP Accelerated Videos
|Physical IP Development on FinFET - There's Nothing Planar About It! (12:30-2:00)|
This video discusses the FinFET characteristics of physical IP design and how they differ from planar devices. It will describe the impact FinFETs have on existing circuit designs and layout topologies for widely used IP such as DDR, USB, PCI Express, embedded memories and logic libraries.
Navraj Nandra, Sr. Director of Marketing for the DesignWare Analog/Mixed Signal IP, Embedded Memories and Logic Libraries, Synopsys
|Featured HDMI Video: Synopsys Demonstrates DesignWare HDMI 2.0 IP Solution|
Join us in the Synopsys HDMI lab to see a demo of our HDMI 2.0 transmitter and receiver performance and features such as 4K video, YCbCr 4:2:0 colorimetry, and the HDCP 2.2 content protection standard.
Luis Laranjeira, R&D Manager, Synopsys
View more HDMI Videos
|Featured MIPI Video: Synopsys Demonstrates DesignWare UFS Host and MIPI UniPro IP Interoperability|
Synopsys plays a key role in supporting the mobile ecosystem by delivering high-quality, interoperable MIPI IP solutions that enable designers to deploy new features into their next-generation mobile devices, as demonstrated at Mobile World Congress 2014. This demonstration showcases the DesignWare® UFS Host and MIPI UniPro IP solutions' proven system-level interoperability.
Hezi Saar, Product Marketing Manager for MIPI IP, Synopsys and Philippe Borges, Field Applications Engineer, Synopsys
View more MIPI Videos
|Synopsys Launches DesignWare ARC Software Development Platforms|
Learn how Synopsys’ new DesignWare® ARC® Software Development Platforms help designers accelerate software development for their ARC processor-based designs. These ready-to-use, integrated hardware and software platforms provide software developers an out-of-the-box solution that incorporates the hardware and software needed to significantly accelerate the code development, including silicon-proven ARC processors, peripheral I/O, operating systems and drivers, all on a single, integrated platform.
Allen Watson, Product Marketing Manager, ARC Tools, Synopsys
|Featured Ethernet Video: Reducing EMI in SerDes PHYs using Spread Spectrum Clocking|
Learn what spread spectrum clocking (SSC) is and why it is important to high-speed SerDes design.
John Stonick, Synopsys Fellow, Solutions Group, Synopsys and Rita Horner, Sr. Technical Marketing Manager, Mixed Signal IP, Synopsys
View more Ethernet Videos
|Synopsys’ New DesignWare ARC HS Processors for Next-Generation Embedded Systems|
Learn about Synopsys’ new DesignWare® ARC® HS processors, a new family of 32-bit high-speed, low-power processors optimized for power efficiency (DMIPS/mW) and area efficiency (DMIPS/mm²).
Mike Thompson, Sr. Product Marketing Manager, ARC Processors, Synopsys
|Designing IP for FinFET Technology: The Opportunities and Challenges|
FinFETs are emerging as the device technology of choice at advanced nodes. This introduces new design challenges for IP development, which require knowledge of and experience in designing with FinFETs to ensure design success. This video describes the benefits and challenges of transitioning from planar to FinFET technologies and how IP plays a significant role in this transition.
Jamil Kawa, R&D Director, Synopsys
|Featured DDR Video: Synopsys Discusses its New DDR4 Memory Interface IP|
Sean O'Kane from ChipEstimate.com interviews Navraj Nandra about the Synopsys' DesignWare DDR4 IP product release. They discuss DDR4 SDRAM, its market, and their predictions for DRAM.
Navraj Nandra, Synopsys and Sean OKane, ChipEstimate.com
View more DDR Videos
|Featured SATA Video: SATA Host IP Demo Using a Port Multiplier and FIS-Based Switching|
See how DesignWare SATA host controller IP issues read/write commands to Port Multiplier-attached drives, while FIS-based switching interleaves the data packets to enhance the utilization of the 6 Gbps SATA link bandwidth
Mat Loikkanen, SATA R&D, Synopsys
View more SATA Videos
|Featured Analog Video: Synopsys Demonstrates Next Generation DesignWare Data Converter IP solution|
Synopsys shows the next generation DesignWare ADC IP 12-bit 250 MSPS, delivering outstanding performance, robustness and ultra low power dissipation of up to 50% less than previous generations.
Manuel Mota, Technical Marketing Manager, Synopsys and José Carmo, Application Engineer, Synopsys
View more Analog Videos
|Introducing the DesignWare HPC Design Kit|
Learn how Synopsys' DesignWare HPC Design Kit, a single package containing high-speed and high-density memory instances and standard cell libraries, allow designers to optimize all their on-chip CPU, GPU and DSP IP cores for maximum speed, smallest area or lowest power. Hear about the results achieved on the Imagination PowerVR™ Series6 GPU core.
View more DesignWare Embedded Memories, Logic Libraries and Embedded Test Videos>