Training 

Hands-on Training for Synopsys Tools and Methodologies 

Learn from the experts. Our comprehensive catalog of hands-on classes shows you how to make the most of your investment in Synopsys tools. Choose among the delivery options--Public Classes delivered at a Synopsys Training Center around the world, Private Workshops at your site, the live Synopsys Virtual Classroom, and self paced On Demand training--that best meet your time, budget and project needs.

 
  • Verification
  • Functional Verification Courses 

SystemVerilog Assertions
This class teaches the key features of the SystemVerilog Asssertion language and its use in VCS, including how to create reusable, scalable assertions and assess the effectiveness of your testbench.
Schedule


SystemVerilog Testbench
This course is a hands-on introduction to the SystemVerilog language to verify a device under test using VCS with object-oriented methodologies, targeting coverage-driven constrained-random test environments.
Schedule


SystemVerilog Verification using UVM 1.1
In this course, you will learn how to build EDA industry standard UVM 1.1 testbenches. It is recommended that you take the SystemVerilog Testbench workshop before this class.
Schedule


SystemVerilog Verification using UVM 1.2
In this course, you will learn how to build EDA industry standard UVM 1.1 and UVM 1.2 testbenches. It is recommended that you take the SystemVerilog Testbench workshop before this class.
Schedule


SystemVerilog Verification using VMM 1.2
In this course, you will learn to apply the VMM 1.2 implicitly-phased methodology using the SystemVerilog language. It is recommended that you take the SystemVerilog Testbench workshop before this class
Schedule

  • RTL Synthesis
  • Design Synthesis Courses 

Design Compiler
This course covers the ASIC synthesis flow using Design Compiler Topographical / Graphical to generate a gate-level netlist which will result in acceptable post-placement timing and congestion.
Schedule


Design Compiler 2: Low Power
This seminar based course covers Low Power Synthesis using Design Compiler Topographical with Power Compiler by using traditional (single voltage) and UPF based (multi voltage, multi supply) power optimization techniques.
Schedule


DFT Compiler
In this course you will learn to use DFT Compiler to perform RTL and gate-level DFT rule checks, fix DFT DRC rule violations, and insert scan using top-down and bottom-up flows.
Schedule

  • Sign-Off
  • Design Sign-Off Courses 

PrimeTime PX
This class will show you how to use PrimeTime PX to effectively analyze Peak Power and Average Power in both UPF and non-UPF flows.
Schedule


PrimeTime
This course teaches you how to perform static timing analysis using PrimeTime as you explore netlists, constraints, and PrimeTime behavior using both high-level and detailed reporting.
Schedule


PrimeTime2: Debugging Constraints
This course teaches an efficient method to identify potential timing problems, identify the cause, and determine the effects of these problems.
Schedule


PrimeTime SI
The PrimeTime SI course teaches the techniques to increase the precision of your STA while taking into account crosstalk effects.
Schedule


TetraMAX
In this course you will learn how to use TetraMAX® to perform ATPG on a post-layout chip netlist scan design.
Schedule

  • Physical Implementation
  • Design Implementation Courses 

IC Compiler 1
In this course learn to use IC Compiler to perform placement, CTS, and routing for a non-UPF block-level design. Also covered: data setup for MCMM optimization; basic floorplanning steps; design for manufacturability steps.
Schedule


IC Compiler SoC Design Planning
Learn to use IC Compiler to perform chip-level hierarchical design planning on large multi-voltage (UPF) “system-on-a-chip” (SoC) designs. The flow includes handling black boxes, “multiply-instantiated macros” (MIMs), and voltage areas.
Schedule

  • DFM
  • DFM & TCAD Courses 

Basic TCAD Sentaurus
This course will introduce users to basic concepts of how to use Synopsys’ TCAD tools.
Schedule

  • FPGA Design
  • FPGA Implementation Courses 

Synplify Pro & Premier
The course will familiarize new students with the FPGA design flow utilizing features of the Synplify Pro product.
Schedule


Identify
This course introduces concepts on full-speed hardware debugging using the Identify toolset which provides an "embedded HDL analyzer".
Schedule


Certify
This course introduces concepts on ASIC prototyping using the Certify ASIC Prototyping tool.
Schedule


Synphony Model Compiler
This course shows users the Synphony Model Compiler design flow including model creation, implementation and architectural exploration.
Schedule


Public Classes
Instructor-led training is offered at Synopsys’ global training centers. Classes include both lecture sessions and the opportunity to practice what you learn in hands-on labs. Course Calendar

Private Classes
All standard Synopsys classes can be offered as private workshops for groups of 8 or more students. We also offer customized training designed to meet the unique needs of your design team. An expert Synopsys instructor will deliver your private class at a Synopsys training facility, at your location or via Webex®--whichever is most convenient for you. Contact us

On-Demand Training
Pre-recorded, self-paced training modules on a range of topics, including the latest tool features, design methodologies, and how to deal with common support issues are available on SolvNet. (a SolvNet userID is required).