Synopsys Verification IP provides verification engineers’ access to the industry latest protocols, interfaces and memories required to verify their SoC designs. Deployed across thousands of projects, Synopsys VIP supports AMBA, PCI Express, USB, MIPI, DDR, LPDDR, HDMI, Ethernet, SATA/SAS, Fibre Channel, OCP and others as listed below. Synopsys Verification IP supports advanced SystemVerilog-based testbenches including built-in methodology support for UVM and VMM. It includes features to simplify testbench development, verification planning, functional coverage and improved simulation runtime.
Synopsys Verification IP (VIP), which is written entirely in SystemVerilog, includes Verdi based Protocol Analyzer that enables user to quickly debug and identify unexpected protocol behavior.