Processing Request

SVP Café Advanced Search SVP Café is an online Information Center provided by Synopsys at no charge and maintained by our Strategic Alliance partners ensuring current and accurate information. SVP Café provides customers with the very latest design flow and support information for Synopsys tools, GalaxyTM Design and DiscoveryTM Verification Platforms from 50+ leading Foundries, IP and library vendors, and ASIC/FPGA vendors around the world.

Select Vendors (or see number 2)

Available Vendors 1st Silicon Actel Aeroflex UTMC Agere Systems Altera AMIS ARM Artisan Physical IP ARM Processor Cores ASMC Atmel austriamicrosystems BAE Systems Chartered ChipX DongbuAnam Faraday Technology Fujitsu Microelectronics (ASIC) Fujitsu Microelectronics (Foundry) GSMC HHNEC Honeywell International IBM ASIC IBM Foundry Jazz Semiconductor K-Micro (Kawasaki Microelectronics) Lattice Semiconductor Lightspeed Logic LSI Logic MagnaChip Semiconductor Ltd. MOSAID NEC Electronics (Europe) NEC Electronics (Japan) NEC Electronics (USA) OKI Electric Limited (Japan) OKI Semiconductor (USA) QuickLogic Renesas Technology Samsung Sanyo Seiko Epson Sharp Silterra SMIC STMicroelectronics Synopsys DW Foundry Libraries Synopsys Libra Libraries Texas Instruments Toshiba (Europe) Toshiba (Japan) Toshiba (USA) Tower TSMC UMC VeriSilicon Virage Logic X-FAB Semiconductor Xilinx Click Vendor Name to add or remove Selected Vendors -----------All Vendors------------

Select Library Tool Support Information

Galaxy Platform Tools Sign-off    Astro-Rail    Astro-Xtalk    Hercules    PrimeTime    PrimeTime SI    PrimeRail    Star-RCXT    TetraMAX RTL Synthesis    Design Compiler    DFT Compiler    Module Compiler    Power Compiler Concurrent Physical Design    Astro    Jupiter XT    Physical Compiler    IC Compiler Discovery Platform Tools  Smart RTL Verification    LEDA    Scirocco    VCS    VCS MX Functional Equivalance Checking    Formality Mixed Signal/Analog Verification    HSPICE Additional Criteria Select Type(s) (default=all) CPLD Embedded Array FPGA Gate Array Standard Cell Structured ASIC Select Processes < = > 0.045 0.065 0.08 0.09 0.11 0.13 0.15 0.16 0.18 0.22 0.25 0.35 or All Processes End of Life End of Life    Design Compiler FGPA    FloorPlan Compiler    PrimePower

Select Vendor Information

Select All Library Tool Support Information Select All DesignWare Foundry Libraries

CONTACT US  | FEEDBACK  | LOCATIONS  |  PRIVACY POLICY  |  LEGAL