 |
|
 |
| HELPING YOU DESIGN THE CHIP INSIDE |
|
|
|
|
|
|
|
|
|
|
|
Articles
- Panelists, keynoter cite EDA interoperability roadblocks, EE Times, Oct 2003
- EDA vendors tip plans for SystemVerilog, EE Times, Oct 2003
- Synopsys moves up SystemVerilog 3.1 support, EE Times, Sep 2003
- Progress report for interoperability, EE Times, Jun 2003
- OpenVera testbench language gets lint tool, EE Times, Jun 2003
- Accellera pushes for 'unified assertions', EE Times, Dec 2002
- Artisan Signs Library Deals with Cadence, Synopsys, EE Times, Nov 2002
- Open Source Code Creeping into Chip Design, EE Times, Nov 2002
- ICCAD Panel Mulls Open-source Software, EE Times, Nov 2002
- Synopsys expands open-source offerings, EE Times, Oct 2002
- TI Takes Liberty on Format, EETimes UK, Sep 2002
- Synopsys, Intel Push OpenVera 2.0 Assertion Language, EETimes, Apr 2002
- OpenVera 2.0 Assertions Empower Verification, EEDesign, Apr 2002
- Formal verification push for OpenVera language, EETimes UK, Apr 2002
- EDA Inteoperability Standards and Models Defined, EDA Vision, Oct 2001
- EDA Pins Hope on Open-Source Efforts to Control Costs, EETimes, Jun 2001
- Synopsys Releases New Open Source Tool Kits, Apr 2001
- Synopsys' Commitment to Tool Interoperability Expands to Verification, Apr 2001
|
|
|
|
