Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
 PROFESSIONAL SERVICES
Dot
Arrow TOOL & METHODOLOGY DEPLOYMENT
Arrow FLOW OPTIMIZATION
Arrow IMPLEMENTATION
Arrow VERIFICATION CONSULTING
Dot

Arrow STRATEGIC ALLIANCES
Arrow BROCHURES
Arrow DATASHEETS
Arrow SUCCESS STORIES
Arrow TECHNICAL PAPERS
Arrow NEWS AND ARTICLES
Arrow CONTACT US

Pilot Design Environment
  • A complete, ready-to-use silicon-proven RTL-to-GDSII design environment
  • An open, configurable design flow with advanced methodologies built-in
  • New, productivity-enhancing utilities and metrics monitoring capabilities
Featured Technical paper

Developed and utilized by Synopsys in its own IC design centers, the Synopsys® Pilot Design Environment is a tapeout-proven design system deployed to chip developers by Professional Services to help improve the productivity of their design teams and the predictability of their tapeouts. Pilot incorporates a production-ready design flow, along with productivity-enhancing utilities and methodologies for qualifying incoming IP and libraries, and for preparing foundry technology files for use during the design process. Design and resource metrics are captured throughout the flow. Data structure, automation and configuration GUI layers ensure design consistency, repeatability and ease of use.

Configuration GUI
Flow Automation
Input QA Tech Preparation Metrics
RTL-GDSII
Data Structure

The Pilot Environment leverages years of IC design expertise and services including physical design implementation, flow optimization, and functional design verification.

Pilot includes an advanced design flow, integrating implementation and functional verification steps with built-in methodologies to address timing closure and signal integrity, power consumption, design for manufacturability and test, and functional verification. Because there is no "one-size-fits-all" design environment, Pilot is deployed as a service to configure the environment for project-specific data and flow requirements, enabling rapid design team adoption and quick time to first results.

Pilot addresses bottlenecks designers face when developing complex SoCs that go beyond the challenges of the design itself. Environmental issues such as multi-site development, the quality and completeness of incoming IP and libraries, and advancing design flows and skills concurrently with chip development can have a tremendous impact on design productivity. Derived from experience gained on hundreds of projects by Synopsys design consultants, Pilot is architected to help efficiently manage these project-level challenges.

Because design flows should evolve with designs, a path for support and updates is key to keeping your environment leading-edge. Pilot is maintained and supported by Synopsys Professional Services, giving customers access to periodic releases of the environment that incorporate support for new tools and methodologies.

The Pilot Design Environment deployment services typically include:
  • Configuration of the environment for design- and project-specific requirements
  • Environment deliverables
    • TCL- and Perl-based scripts packages for the implementation and verification flows
    • Sample design
    • Reference guide
    • User documentation
    • GUI for setup and flow configuration
  • User training
  • Project design assistance/services
  • Support and periodic updates (separate Pilot support contract required)


Datasheets


Related Technical Papers and Articles


Related Customer Success Stories

  • PDF Document Teradici Success Story
    "We received first samples in early December, and immediately had critical high-speed interconnect IP and processor cores running successfully. Within another week, our most complex logic was fully operational. Having access to Synopsys' industry leading tools, IP, and services enabled Teradici to achieve first silicon success."
    -- Maher Fahmi, VP Silicon Engineering
  • PDF Document Tundra Success Story
    "Our CAD team was able to deploy the Pilot Design Environment to a new site and start running the main flow steps almost immediately. Methodologies associated with designing advanced chips that take years to learn and understand were incorporated into Pilot."
    -- Benny Chang, VP of Engineering, Tundra


News Releases

Nov 7, 2007  Synopsys and UMC Deliver 65-Nanometer Reference Flow
Sep 25, 2007  Dubai Silicon Oasis Chooses Synopsys to Establish First IC Design Center in the United Arab Emirates
Jul 09, 2007  Teradici Corporation Selects Synopsys to Help Deliver Breakthrough PC-Over-IP Technology
Sep 05, 2006  SMIC and Synopsys Deliver Reference Design Flow 3.0 for 90-Nanometer Designs
Jun 29, 2006  Synopsys' IC Compiler Completes Tapeout of High-Density Sunplus Consumer Design
Feb 27, 2006  Synopsys Introduces Pilot Design Environment
Feb 27, 2006   Synopsys, IBM, Chartered and ARM Collaborate to Extend low-power 90nm Reference Flow


Related Links