Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES

 TRAINING & SUPPORT
Line
Arrow OPEN A SUPPORT CASE
Arrow SOLVNET
Arrow CUSTOMER EDUCATION
Arrow GLOBAL SUPPORT CENTERS
Arrow SYNOPSYS USERS GROUP


Arrow COURSE CATALOGS/
REGISTRATION
 
Arrow DOWNLOAD LABS
Arrow TRAINING CENTERS
Arrow TIPS AND TRICKS
Arrow CONTACT US
Customer Education Services

Sign Off Courses

PrimeRail
This course takes you from the introduction of fundamental concepts to advanced features of PrimeRail for full-chip power grid reliability analysis that includes gate and transistor levels.
Full Course Description

Schedule
PrimeTime 1
This course will enable you to perform static timing analysis using PrimeTime. You will learn how to quickly and effectively identify and debug your design violations by generating and interpreting timing reports.
Full Course Description

Schedule
PrimeTime 2: Debugging Constraints
This workshop addresses the most time-consuming part of static timing analysis: debugging constraints. The workshop provides a method to identify potential timing problems, identify the cause, and determine the effects of these problems. Armed with this information, students will now be able to confirm that constraints are correct or, if incorrect, will have sufficient information to correct the problem.
Full Course Description

Schedule
PrimeTime SI: Crosstalk Delay and Noise
The PrimeTime SI course teaches you how to increase the precision of your STA with crosstalk effects. It also teaches you how to further increase the accuracy of your STA by defining more exact design-specific crosstalk-affecting relationships between paths, by focusing on important elements of your analysis, and by implementing key advanced-timing functionality
Full Course Description

Schedule
Star-RCXT
Timing and signal integrity analysis for the chip-level sign-off requires the annotation of accurate RC parasitics. In this course, students will learn the fundamentals of RC extraction. This course also covers the different flows associated with Star-RCXT including; cell vs. transistor-level extraction, top-level vs. in-context hierarchical extraction.
Full Course Description

Schedule
TetraMAX 1
In this course you will learn how to use TetraMAX to perform ATPG for stuck-at faults on a post-layout chip netlist for a scan design. This course is typically taken after the DFT Compiler 1 workshop.
Full Course Description

Schedule
TetraMAX 2: DSM Testing
This course will teach you how to use TetraMAX to perform ATPG, targeting different fault models. It details the Transition Fault Model, enabling you to quickly edit your existing stuck-at SPF files and scripts to use them for Transition ATPG.
Full Course Description

Schedule