

# Engineering Trade-offs in the Implementation of a High Performance ARM<sup>®</sup> Cortex<sup>™</sup>-A15 Dual Core Processor

Bernard Ortiz de Montellano

Product Manager

Processor Division

**ARM**<sup>®</sup>

Joe Walston

Staff Applications Consultant

**SYNOPSYS**<sup>®</sup>

March 26<sup>th</sup>, 2013

# Today's Session

 ARM-Synopsys Project Introduction

Bernard Ortiz de  
Montellano

---

Engineering Trade-offs in the  
Implementation of a High Performance  
Cortex-A15 Dual Core Processor

Joe Walston

# ARM-Synopsys Project Introduction


The ARM<sup>®</sup> Cortex<sup>™</sup>-A15 MPCore<sup>™</sup> Processor

Implementation Optimization for the “big” core in a  
big.LITTLE SoC

# The ARM Cortex™-A15 MPCore Processor




- Highest performance ARMv7 (32b) application processor
  - Multi-issue, out-of-order pipeline
- Best for superphones, tablets, laptops, servers, infrastructure
- Processor cluster includes
  - 1-4 processor cores with NEON and FPU
  - ACP, SCU, L2 and bus interface
- Architectural enhancements
  - Hardware enhanced OS virtualization
  - 1TB of addressable physical memory
- Performance and power scalability
  - Implementation options include smartphone, tablet and server power envelopes
  - System coherency with ACE
  - big.LITTLE processing with Cortex-A7 and CCI-400
- IP available now



**Cortex-A15 is the high-performance engine for your highly-connected device**


# Implementation Targeting for a big.LITTLE System-on-Chip

- Big cluster: Cortex-A15 processor
  - Choose aggressive frequency target
  - Power is mitigated ~50% with MP software
- LITTLE cluster: Cortex-A7 processor
  - Choose high efficiency target
  - Very small area for quad core!
- CoreLink™ CCI-400 Cache Coherent Interconnect
  - Implement to favor performance
  - Do not starve the big cluster
- GIC-400
  - Provides transparent virtualized interrupt control
  - Implement to favor performance



# Performance and Energy-Efficiency

## Typical big.LITTLE DVFS Single-Core Curves



# Collaboration Expanded

*To Deliver Optimized Methodologies For ARM Cortex Processors*



**ARM and Synopsys Expand Collaboration to Optimize Power and Performance, and Accelerate Design and Verification for ARM Technology-based SoCs**

**CAMBRIDGE, United Kingdom and MOUNTAIN VIEW, Calif., Aug. 28, 2012**



**ARM and Synopsys Collaborate to Deliver Optimized Reference Implementations for ARM Processors**

*Optimized Methodologies for ARM's Cortex-A15, Cortex-A7 and CCI-400 Solutions Help Designers Achieve Processor Performance and Power Objectives Faster*

**CAMBRIDGE, UK, and MOUNTAIN VIEW, Calif. Mar. 21, 2013**

# Collaboration Objectives

## Optimal Starting Point For Cortex-A15 Processor Implementation



### QOR

- Meet power target while optimizing for best timing within power budget, best area within power and timing budgets
- Target market requires a power centric implementation

### Schedule

- Develop Cortex-A15 quad core flow quickly for stand-alone or big.LITTLE
- Enable ARM and Synopsys customers timely access

### Flow

- RTL through Route
- Repeatable, robust, easily modifiable scripts

### Documentation

- Guidelines for joint customers to follow when targeting a different configuration
- Best practices and pitfalls





**Primary Deliverables: Reference Implementations (RI)**  
with real, repeatable results




# ARM + Synopsys Collaboration

- Cortex-A15 dual core processor
- TSMC 28HPM process
- ARM POP™ IP: core optimized standard cells and fast cache instances



Galaxy



PrimeTime

Design Compiler

IC Compiler

StarRC

**Synopsys Engineering and Low Power Expertise**



**Reference Implementation** for an ARM Cortex-A15 MPCore processor optimized for balanced timing and power

# Today's Session

ARM-Synopsys Project Introduction

Bernard Ortiz de  
Montellano


---

 Engineering Trade-Offs in the  
Implementation of a High Performance  
Cortex-A15 Dual Core Processor

Joe Walston


# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor



# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor



# Standard Cell Libraries

## ARM Artisan® Logic for TSMC 28HPM Overview



- Technology Details
  - TSMC 28HPM process
  - 10 layer metal (1p10m\_5x2y2z)
  - ARM POP™ IP libraries
    - Fast-Cache Instance RAMs
    - 12T high-speed cells
- PVT Configuration - 4 corners
  - Setup (OC\_WC) : SSG / 0.81v / 0c
  - Hold (OC\_BC): FF / 1.05v / 125c
  - Power (OC\_LEAK): TT / 0.9v / 85c
  - IR (OC\_IR): FFG / 1.0v / 125c
- Three transistor channel lengths available
  - CS = short (faster, more power)
  - CM = medium (standard)
  - CL = long (slower, less power)
  - Same cell footprint across all channel lengths


Standard Cell Selection (Multiple Vt / Channel variants)		
Vt Class	Channel Variant	Cell Family
ULVT	CS	
	CM	
LVT	CS	
	CM	
	CL	
SVT (RVT)	CS	
	CM	
	CL	
HVT	CM	
UHVT	CM	

• 8 different optimization classes  
 • ULVT not used for this project  
 • **CL** channel has monetary cost

# Standard Cell Libraries

## Leakage/Timing Trade-off: Family Comparison


- Comparison for Cortex-A15 leakage/timing trade-off
- Plotting product of leakage and delay for X4 BUF
  - Larger values indicate more leakage cost for a given delay
- **Conclusions for Cortex-A15 with leakage/timing trade-off:**
  - LVT-CS high leakage cost
  - LVT-CL slightly better trade-off than SVT-CS
  - SVT-CL better low-leakage option than HVT



Only available classes/variants plotted

# Engineering Trade-offs


## For a Cortex-A15 Dual Core Processor



# Core Configuration

## Cortex-A15 Dual Core Processor


Configurable Feature	Selected Value
# Cores	2
L2 cache size	1MB
L2 tag RAM register slice	0
L2 data RAM register slice	0
L2 arbitration register slice	Not Included
L2 logic idle gated clock	Included
Regional gated clocks	Included
ECC/parity support	Include Parity/ECC in L1 and ECC in L2
NEON	Included
VFP	Included
Generic Interrupt Controller	Included
Shared Peripheral Interrupts	128
DFT Strategy	Scan compression
UPF/Power Strategy	Shut-down w/ isolation






# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor




# Synopsys' Core Optimization Collateral

*Built on Galaxy Tool RMs*




# Reference Implementation Flow Development

- Basic RM-style flow with HPC-related add-ons
- Each flow step has driver script
- HPC adds customizations like:
  - ICG handling
  - Path group weighting
- Chip finishing not part of collaboration framework




# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor




# Implementation Strategy

- Hierarchical implementation
  - 2 CPUs instantiated as *multiple instantiated modules* (MIMs)
  - Top-level includes Non-CPU
- Block-level
  - *Block abstracts (BA)* created for top-level closure
  - BAs reduce memory footprint and runtime in hierarchical flow
- Top-level
  - Used *Transparent Interface Optimization* (TIO) for top-level timing closure




# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor



# Engineering Trade-offs


1. Synopsys Physical Guidance (SPG)
2. Placement Bounds
3. Managing Uncertainty
4. Power Managed Flow
5. CTS Customization
6. Crosstalk Mitigation



# 1. Synopsys Physical Guidance

## *Improved Correlation & QoR for Place & Route*


- DC-Graphical Synopsys Physical Guidance (SPG) improves timing correlation between synthesis and placement
- More QoR exploration possible early in the flow
- Placement bounds used during DC placement, removed for ICC
- SPG synthesis TNS needs to be consistent to `place_opt` TNS





# Engineering Trade-offs




1. Synopsys Physical Guidance (SPG)
2. Placement Bounds
3. Managing Uncertainty
4. Power Managed Flow
5. CTS Customization
6. Crosstalk Mitigation



# 2. Placement Bounds

## *Use During Synthesis*

- QoR improves with synthesis placement bounds
  - Bounds are created from data flow and unbounded placement
    - Cortex-A15 CPU has known data flow which bounds should reflect
  - Examine DC placement with bounds
  - Tune/add bounds for better placement QoR





# 2. Placement Bounds

## *Use Data Flow Analysis (DFA) to Qualify Bounds*

- DFA confirms placement guidance and bounds
- Visualize interconnect count and proximity
- No major issues found


### Data Flow Analysis On CPU Block



# 2. Placement Bounds

## *Bounds Awareness*

- Poor bounds cause problems
  - Increased TNS
  - High local cell utilization
- Review bounds quality to reduce these effects
  - Examine placement after DC
  - Identify bounds w/ high utilization
  - Identify bounds w/ cells at edge
- Resize or move bounds to produce more evenly distributed DC placement
- **Always validate bounds quality**







# 2. Placement Bounds


## Bounds Refinement

### Reference





DC

### Experiment 1



DC

### Experiment 2






# 2. Placement Bounds


## Bounds Refinement - Leveraged ARM Experience

### Experiment 2

- Shifted UIX to little left of tag ram
- UDS bound reshaped as per ARM white paper
- UIF bound reshaped to improve density




**ARM's White Paper**  
Placement using suggested placement bounds



# Engineering Trade-offs

1. Synopsys Physical Guidance (SPG)
2. Placement Bounds
3. Managing Uncertainty
4. Power Managed Flow
5. CTS Customization
6. Crosstalk Mitigation




# 3. Managing Uncertainty

## TNS Consistency Has To Be Managed

- SPG adds wire delay estimation to synthesis
  - Timing consistency from DC to ICC
- **No extra margin needed for synthesis**
  - Traditional synthesis adds guard band for wire delay
  - SPG does not need guard band
- Clock uncertainty is reduced during flow development
  - Help flow work when TNS is large (compared to impact of clock tree)
  - Uncertainty in DC and `place_opt` set to correlate TNS


Cortex-A15 CPU	Clock Setup Uncertainty (ps)		
	Flow Step	Initial	Flow Dev.
<b>DC SPG</b>	150	0	120
<code>place_opt</code>	150	50	120
<code>clock_opt</code>	100	0	60
<code>route_opt</code>	100	50	50
<code>focal_opt</code>	50	50	50
Signoff = 50ps			





# Engineering Trade-offs

1. Synopsys Physical Guidance (SPG)
2. Placement Bounds
3. Managing Uncertainty
4. Power Managed Flow
5. CTS Customization
6. Crosstalk Mitigation



# 4. Power Managed Flow

## *Vt & Channel Selection @ Each Implementation Stage*




Vt Class	Channel Variant	Synthesis	Place/CTS	Route/Focal	Top-Level
LVT	CS	Link Lib	Link Lib	Target Lib	Link Lib
	CM	Link Lib	Link Lib	Target Lib	Target Lib
	CL	Target Lib	Link Lib	Target Lib	Target Lib
SVT	CS	Link Lib	Target Lib	Target Lib	Link Lib
	CM	Target Lib	Target Lib	Target Lib	Target Lib
	CL	Link Lib	Target Lib	Target Lib	Link Lib
HVT	CM	Link Lib	Link Lib	Target Lib	Link Lib
UHVT	CM	Link Lib	Link Lib	Target Lib	Link Lib



# 4. Power Managed Flow

## *Vt & Channel Selection During Synthesis*

- Started with LVT-CM for flow development
  - Leakage was too high
- Tried SVT-CM in synthesis to keep leakage low
  - Caused high TNS/utilization and FP growth
- Added LVT-CL to synthesis flow
  - Final flow uses SVT-CM and LVT-CL for synthesis



Vt Class	Channel Variant
LVT	CS
	CM
	CL
SVT	CS
	CM
	CL
HVT	CM
UHVT	CM


Synthesis

Legend: Link Lib Target Lib

# 4. Power Managed Flow

## *Vt & Channel Selection During Placement/CTS*

- **SVT-only placement and CTS**
  - Keep leakage power low through the flow
- Watch for area growth early in project



Vt Class	Channel Variant
LVT	CS
	CM
	CL
SVT	CS
	CM
	CL
HVT	CM
UHVT	CM

Place/CTS

Legend: Link Lib Target Lib

# 4. Power Managed Flow


## Vt & Channel Selection During Route/Focal\_opt

- Introduction of crosstalk increases TNS in route\_opt
  - Use LVT cells available to reduce crosstalk
- **Focal\_opt** uses all Vt & channel
  - Improves both timing and power
  - Net reduction in leakage even with 22% LVT

Base LVT-CS only in focal\_opt

Vt Class	Channel Variant	Route/Focal
LVT	CS	Route/Focal
	CM	
	CL	
SVT	CS	
	CM	
	CL	
HVT	CM	
UHVT	CM	

CPU Final Result: Vt & Channel Variants Usage





Legend: Link Lib Target Lib

# 4. Power Managed Flow

## *Vt & Channel Selection @ Top-Level*

- Top-level is more timing-challenged
  - Crosstalk in L2 cache RAM channels
  - ICG enable timing more critical
  - Higher connectivity in central area
  - Non-CPU sensitive to area growth
- **Added LVT-CM to keep TNS and utilization down**

**Non-CPU Placement: Vt & Channel Variants Usage**



Vt Class	Channel Variant
LVT	CS
	CM
	CL
SVT	CS
	CM
	CL
HVT	CM
UHVT	CM



Top-level



# 4. Power Managed Flow

## *Place\_opt: Cell Density & Power*

Non-CPU Cell Density Maps After `place_opt`



Use of LVT-CM in Non-CPU synthesis provided the expected utilization


SVT-CM + LVT-CL

SVT-CM + LVT-CM/CL

Core Area Utilization	67%	Utilization too high	61%	3X increase in leakage
Cell Leakage Power	86% target		271% target	

# Engineering Trade-offs


1. Synopsys Physical Guidance (SPG)
2. Placement Bounds
3. Managing Uncertainty
4. Power Managed Flow
5. CTS Customization
6. Crosstalk Mitigation






# 5. CTS Customization

- General
  - **LVT-CS cells for clock drivers**
  - Back-annotated computed latency for integrated clock gating cells (ICGs) to synthesis
- CPU
  - Specify early clock on 2 architectural ICGs
- Non-CPU
  - Fix architectural ICG location in DC
  - Magnet place RAM ICGs
  - Delay clock to RAM ICGs
- Debug Tip: **Validate ICG counts**




# Engineering Trade-offs

1. Synopsys Physical Guidance (SPG)
2. Placement Bounds
3. Managing Uncertainty
4. Power Managed Flow
5. CTS Customization
6. Crosstalk Mitigation




# 6. Crosstalk Mitigation

- Crosstalk impact at 28nm is large
  - Non-CPU routing density can be a problem
  - RAM channels were widened to accommodate power routing, switches and clock NDRs
- Clock net rules for crosstalk
  - **CPU used 3X spacing rule**
  - **Non-CPU used shielding + 3X spacing**
- Crosstalk Timing Optimization:
  - Open all LVT classes to allow footprint-compatible swapping



# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor




# Multisource (MS) CTS

*Better Skew And OCV Robustness Than Conventional CTS*



## Traditional CTS




Skew/OCV	✓
----------	---

Power	✓✓✓
-------	-----

- Automated synthesis of complex clock relationships

## Multisource CTS




Skew/OCV	✓✓
----------	----

Power	✓✓
-------	----

- Coarse mesh uses less power
- More flexible topology

## Clock Mesh




Skew/OCV	✓✓✓
----------	-----

Power	✓
-------	---

- Fine mesh - more power
- Offers lowest skew, highest OCV tolerance

# MS-CTS Implementation- CPU




Overall Metrics	Trad. CTS	MS-CTS
Sinks	155K	155K
CTBuffers	4.9K	5K
BufferArea	11K	12K
Global Skew	61 ps	32 ps
Local Skew	52 ps	26 ps
Latency	863 ps	768 ps

*Note*  
Not used in current implementation due to lack of SPICE models

# Engineering Trade-offs




## For a Cortex-A15 Dual Core Processor





# Data Flow Analyzer (DFA)


- Advanced Flyline Analysis
  - Debug macro placement in CPU
  - Analyze IO Critical Paths in CPU
- Data Flow Analysis
  - Confirm Placement guidance and bounds in Non-CPU






# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor




# Results

## Consistent Power/Timing @ Each Step Vs Spec Target



# Engineering Trade-offs

## For a Cortex-A15 Dual Core Processor



# Top 10 Best Practices

## *For A Power & Timing Balanced Implementation*



### 1 Beat leakage target in synthesis

- Restrict Vt classes and reduce uncertainty to keep power low

### 2 Review placement bounds for quality

### 3 Do not over constrain timing in DC or ICC

- No extra margin needed for DC SPG
- Keep ICC uncertainty and derating low to keep power down

### 4 Timing/Power consistency throughout the flow

- Use SPG flow in DC and ICC

### 5 Manage Vt class and channel length throughout the flow

- Introduce leakier classes only to keep timing/area in check
- Judicious use of LVT (try not to use LVT-CS until focal\_opt)

# Top 10 Best Practices

## *For A Power & Timing Balanced Implementation*



### 6 Watch cell density, because it impacts power/timing

- Areas can rise early in project due to constraints/bounds
- Grow floorplan, use LVT or reduce margin to keep area in check

### 7 Manage for power at each flow step

- Understand each rise in power through the flow
- Use SVT in placement and CTS to reduce power


### 8 Use -power & enable power-aware optimization

- Enabled by HPC flow variable

### 9 Use aggressive clock NDR or shielding for crosstalk prevention

### 10 Aggressive power and timing tradeoff is possible!

# ARM + Synopsys Collaboration



High Performance Core (HPC) scripts + Timing/Power Trade-off Expertise




**Reference Implementation** for an ARM Cortex-A15 Processor  
Optimized for low power and performance  
Available Through SolvNet To Joint Customers Today!

# Reference Implementation

## Collateral & Availability (1/2)

- Available for key components of the ARM big.LITTLE system



**Reference Implementation** for the ARM Cortex-A15 Processor  
Your best starting point for optimized implementation!

# Reference Implementation

## *Collateral & Availability (2/2)*



- ARM & Synopsys joint customers can download RI scripts & documentation from:

[www.synopsys.com/ARM-Opto](http://www.synopsys.com/ARM-Opto)

- For other processor cores, contact Synopsys technical support to help you configure and deploy HPC scripts
- For further optimization and customization support, contact Synopsys Professional Services



**Reference Implementation** for the ARM Cortex-A15 Processor  
Your best starting point for optimized implementation!



# High-Perf. Core Implementation

*Sessions of Interest - Tuesday, March 26<sup>th</sup>*



Presenters	Time	Session
Synopsys Lunch & Learn	12:00 PM to 1:30 PM	1. Optimization Exploration of ARM <sup>®</sup> Cortex <sup>™</sup> Processor-Based Designs with the Lynx Design System
ARM & Synopsys Joint Tutorial	1:30 PM to 3:30 PM	2. Power-centric Timing Optimization of an ARM <sup>®</sup> Cortex <sup>™</sup> -A7 Quad Core Processor 3. Engineering Trade-Offs in the Implementation of a High Performance ARM <sup>®</sup> Cortex <sup>™</sup> -A15 Dual Core Processor
Broadcom MediaTek Samsung STMicroelectronics Customer Panel	4:15 PM to 5:15 PM	4. Achieving Optimum Results on High Performance Processor Cores

# Thank You

**SYNOPSYS**<sup>®</sup>  
Accelerating Innovation

