Synopsys Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial
What's New
ASIP University Day 2024
Domain-Specific Processor Design using ASIP Designer
As the demand for powerful architectures grows in fields like AI, data centers, advanced communications, and more, ASIPs are becoming essential. Discover the latest in ASIP design from top university teams and Synopsys experts.
Enabling the Design of Multicore SoCs with Application-Specific Processors
For applications requiring highly specialized processing, application-specific instruction-set processors (ASIPs) deliver greater computational efficiencies than general purpose processors and more flexibility than fixed-function RTL designs. ASIP Designer™ is the leading tool solution for creating ASIPs, which might be custom processors or programmable hardware accelerators that serve in next-generation SoCs, particularly where re-programmability provides a key competitive advantage. ASIP Designer enables designers to:
- Create customized processing elements that are programmable in C
- Adjust performance-sensitive algorithms without requiring silicon respins
- Differentiate products using their own proprietary algorithmic IP
- Reduce schedule risk and improve time-to-market using a proven, highly automated tool approach
Video: Introduction to ASIP Designer
Synopsys ASIP Designer: The efficient way to design, implement, program and verify your custom processor.
Products
Learn From The Experts
ASIP Designer Tutorial Videos
Learn about the ASIP Designer methodology for various application domains, including tool demos.
ASIP Designer Online Training
Take a deep dive into the processor modeling concepts and tool flows of ASIP Designer.
Past ASIP Events
Access recordings of past ASIP Designer seminars and webinars on demand.
Example Models
ASIP Designer comes with an extensive library of example models that can be used as a starting point for architectural exploration and customer-specific production ASIP designs, or just can be leveraged as reference implementation for selected architectural processor features.
All these example models come in source code with a fully operational toolset, SDK, baseline verification environment and are ready for push-the-button synthesizable RTL generation.
