Go Back

Verification Videos

Fast-track SoC Verification - Reduce time-to-first-test from weeks to hours with Synopsys VC AutoTestbench

In this Synopsys webinar, we will discuss how to reduce the time-to-first-test from weeks to hours by automating the process of testbench generation with Synopsys VC AutoTestbench. We will also include a demo of this flow using a real-world design and Synopsys VIP for Arm® AMBA® protocol. Specifically, you will learn:

  • How to quickly and easily generate a complete SystemVerilog/UVM verification environment
  • How to efficiently reuse SoC-level testbenches for IP & interconnect verification
  • How to bring-up the auto-generated testbench and run tests from the Synopsys VIP test suites for AMBA protocol


Please complete the following form, then click the 'continue >>' button below.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Country/Region:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required


 

Related Items