Synopsys Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
Samsung Foundry & Synopsys
Samsung Foundry & Synopsys
Collaborating to Drive Innovation and Design Success
From Breakthroughs to Industry Firsts
Synopsys has a long-standing collaboration with Samsung Foundry providing our mutual customers’ success using certified design flows, methodologies, best-in-class solutions, and broad portfolio of silicon-proven Synopsys IP. We will continue our tight partnership in a new era of Smart Everything.
Key Benefits
Areas of Collaboration
Mitigate Risks of Leading-Edge Node Adoption
Synopsys and Samsung accelerate a smooth adoption process for customers, minimizing risk and reducing turnaround time and costs through the SAFE-QEDA program. Synopsys achieved full-flow certification for the SF2 process with its Fusion Design Platform and Custom Design Platform. Synopsys' 3DIC Compiler platform has been validated for the Samsung Foundry Multi-Die Integration (MDI) flow, which provides scalability for hundreds of billions of transistors. This is part of the foundry's comprehensive technology roadmap to help chipmakers design and deliver faster, more power-efficient chips.
Synopsys IP Solutions for Samsung Processes
Synopsys provides a comprehensive portfolio of silicon-proven Synopsys IP solutions for Samsung process technologies ranging from 65-nm to SF2. The IP solutions consist of interface IP, logic libraries, embedded memories, and embedded test. Customers can leverage certified Synopsys IP to deliver lower latency, maximum power efficiency and high bandwidth while minimizing integration risks.The Synopsys and Samsung Foundry automotive reference flow utilizes Synopsys' ASIL D-compliant Synopsys ARC Functional Safety Processor IP for Efficient development of autonomous driving and ADAS SoCs.
Samsung Foundry Automotive Reference Flow with Synopsys’ Automotive Design Flow
Samsung Foundry and Synopsys have closely collaborated to deliver a comprehensive automotive reference flow to streamline SoC hardware design for ASIL D autonomous driving and ADAS applications. The optimized automotive reference flow provides SoC architects, designers and verification engineers with complete differentiated design and IP solutions that deliver complex functional safety (FuSa) analysis, implementation, and verification capabilities. The automotive reference flow utilizes Synopsys’ differentiated comprehensive automotive design flow and ASIL D-compliant Synopsys ARC Functional Safety Processor IP.
